ABSTRACT In this paper, a self-compensating 6 thin-film transistor (TFT) pixel circuit with special layout considerations has been proposed to mitigate the impact of the electrical instability of hydrogenated amorphous silicon TFTs as well as applied mechanical strain. The proposed pixel circuit has been fabricated onto flexible polyethylene naphthalate (PEN) substrate and the measurement results demonstrated less than ±3% variation of its output current after an accelerated 24-h stress test under flat, tensile strain, and compressive strain conditions. In addition, the proposed pixel circuit only required a pair of signals to operate, which reduced the complexity on external IC drivers.
I. INTRODUCTION
Hydrogenated amorphous silicon (a-Si:H) thin-film transistor (TFT) technology is a popular and inexpensive technology of choice to realize active-matrix liquid-crystal displays (AM-LCDs) [1] , [2] . The technology has its advantages in low-temperature processing and excellent device uniformity in large-area fabrication. These advantages may facilitate the realization of next-generation flexible displays. Recent advancements in micro-light-emitting-diode (μLED) fabrication and transfer have enabled the possibility of integrating μLED onto a-Si:H TFT backplane to achieve low-power and flexible emissive displays [3] , [4] . Unlike organic-LEDs (OLEDs), μLEDs are inorganic devices with much lower power consumption to reach equivalent brightness [5] . Thus, a-Si:H technology with relatively lower carrier mobility compared to low-temperature poly-silicon (LTPS) which is commonly used in OLED display for smart-phones, becomes a potent candidate for the backplane circuits.
Even though a-Si:H technology possesses great advantages to realize flexible backplane circuits, its shortcomings are also well known. The voltage-bias induced degradation of electrical stability causes a reduction of output current over-time. This behavior is mainly due to defect-creation and charge-trapping in the a-Si:H channel and the gate dielectric layers, respectively [6] . The degradation is usually modeled as a threshold-voltage shift ( V T ) [7] , [8] . If left uncompensated, the degradation can result in brightness loss over-time and lead to shortened life-time of a display panel. A number of circuit solutions have been proposed to tackle this issue including reverse-bias annealing of the emitting TFT [9] , sensing the V T of the emitting TFT using external ICs [10] , internally sensing the V T using feedback TFTs [11] , and charge-transfer using a correlation between driving and compensation TFTs [12] . All these methods have compensation capabilities to varying degrees. Their drawbacks include: complex control signals, added pixel circuit complexity, high cost of external CMOS circuits, and slower operating speed due to internal sensing and reverse annealing.
Furthermore, when fabricated onto flexible substrates, aSi:H TFTs have another degree of variation due to applied mechanical strain. Tensile and compressive strains cause a-Si:H TFTs to degrade differently under constant voltage bias [13] . The orientation of the TFT also affects the degradation under bending [14] , [15] . This additional factor should be taken into account when designing pixel circuits on flexible substrates. This paper presents a charge-transfer self-compensating 6-TFT (6T) pixel circuit with only two control signals implemented on a flexible substrate. It provides reliable compensation performance when laid flat or under mechanical strain. The proposed pixel circuit operates under an enhanced charge-transfer method to provide stable output current to the display media. The layout of the pixel is also specifically designed to mitigate the impact of bending on the circuit performance. The paper presents detailed operation of the 6T pixel circuit with various bending simulation and measurement results.
II. THE DESIGN OF THE SELF-COMPENSATING 6T PIXEL CIRCUIT
Based on the specific ratio of TFT degradation in linear and saturation modes [16] , a 6T pixel circuit has been proposed to mitigate the impact of electrical instability of flexible aSi:H TFTs. It provides enhanced compensation performance through a self-compensating charge-transfer process. In addition, special consideration to the layout of TFTs has been given to ensure the correct behavior of the pixel circuit under different bending conditions. Furthermore, only a pair of signals is sufficient to control a row of such pixels, which reduces the complexity of external row drivers compared with previous solutions [10] - [12] .
The schematic and control signals of the 6T pixel circuit are shown in Fig. 1 . T 0 is the driving TFT that supplies current to the LED. The compensation TFT (T 2 ), which has its source and drain shorted to form a metal-insulatorsemiconductor (MIS) capacitor, is connected between the gate and source terminals of T 0 electrically and provides compensation during the charge-transfer process. Another MIS capacitor (T 3 ) is used to store data prior to the emitting phase. The remaining TFTs (T 1 , T 4 , and T 5 ) are designed to act as switches. The control signal V 1 is the row-select signal and V 2 is the boosting signal. The operation of the pixel circuit is divided into two phases: programming and emitting, which are explained below. 
A. THE PROGRAMMING PHASE
In the programming phase shown in Fig. 2(a) , control signal V 2 is set to low first so that T 5 is in high impedance mode which isolates the internal node V int from the toggling V data . At the same time, the gate voltage (V x ) of the storage capacitor T 3 is reduced and waiting for the new V data . After a short delay, V 1 is set to high such that T 1 and T 4 are conducting. As a result, V int node is drained through T 4 to clear the brightness level of the previous display cycle. When V int reaches zero, T 0 is shut off and no current is flowing through the LED. Then, there will be no residual luminescence impact from the previous display cycle. Meanwhile, T 3 has acquired charge based on the new V data value through T 1 . In this phase, the reset of previous state and the acquisition of the new data are carried out without any cross-talk to neighboring pixels and power/ground rails.
(a) (a) 
B. THE EMITTING PHASE
After the programming phase ends, the pixel enters the emitting phase, shown in Fig. 2(b) , by switching the polarity of control signals V 1 and V 2 sequentially. This operation makes T 1 and T 4 in high impedance mode and T 5 conducting. Consequently, V int is isolated from the interference of the toggling V data signal and ground. Then, the majority of the charge on T 3 is injected to V int and is stored on T 2 , while a small portion is shared among parasitic capacitances of other TFTs.
C. THE CHARGE-TRANSFER SELF-COMPENSATING MECHANISM
The self-compensating charge-transfer mechanism of the proposed 6T pixel circuit is governed by balancing charge components and utilizing the V T ratio between T 2 and T 0 . In the following analysis, the LED is neglected to ease the calculation because it has negligible impact on the compensation capability.
The derivation is to demonstrate that, under the same V data voltage, the pixel circuit is always providing the constant current to the LED in spite of increasing V T,0 conditions. Since the LED only glows in the emitting phase, all charge equations are based on transistor behaviors in this phase.
In the emitting phase, T 2 is operating in linear mode and T 0 in saturation mode, so that before any long-term voltagebias stress ( V T has not occurred), the initial charge in the channel of T 2 and T 0 is expressed as:
In the above Eqs., Q initial ch,2 and Q initial ch,0 are the total charge in the channel of T 2 and T 0 at their initial state, respectively. C ch,2 and C ch,0 are the channel capacitance of these two VOLUME 7, 2019 793
TFTs. The applied gate-source voltage and initial threshold voltages are expressed as V initial int and V T,2 , V T,0 , respectively. After the pixel circuit has been operated under voltage-bias stress, both T 2 and T 0 are degrading due to the disordered nature of the amorphous material [1] , [17] . Consequently, the degradation causes V T on both T 2 and T 0 . After biased-induced stress, the resulting new channel charge Eqs. become:
The degradation of T 2 and T 0 still follows the correlation rule [16] , where the degradation of a TFT in linear mode is 1.5 times faster than saturation mode when the gate bias voltage is the same. The correlation is expressed as:
To achieve the self-compensating mechanism, V stressed int should rise by the amount of V T,0 from V initial int automatically in the emitting phase. This relationship is expressed as:
In order to realize the above relationship, the geometry of all TFTs needs to be designed correctly by balancing charge components in the emitting phase. As a result, the overlap capacitance that affects V int node has to be also taken into account. The capacitor network in the emitting phase is shown in Fig. 3 . It is assumed that the on-state of signal V 2 is equal to the supply voltage V DD . The channel capacitance of T 5 is also neglected because its channel length is designed as minimum size to allow a fast charge-transfer from the programming phase to the emitting phase. 
In addition, all the overlap capacitances between V int and ground (C ovl,bottom ) from 
According to the law of charge conservation, the charge in the capacitor network is expressed as:
It is assumed that only the channel capacitances are affected by the threshold voltage but not the overlap. Also, due to the close proximity of T 2 and T 0 on the layout, their initial threshold voltages V T,2 and V T,0 are assumed equal. After substituting Eqs. (1) and (2) into in Eq. (10), the initial charge balance before any bias-stress can be expressed as:
After substituting Eqs. (3), (4), and (5) into Eq. (10), the charge-balance Eq., after the bias-stress of the pixel circuit, becomes:
A new relationship, after substituting Eqs. (11) and (12) into Eq. (6), is then obtained, which describes the relationship between capacitors. It is expressed as:
Here, Eq. (14) indicates that the geometry of the compensating TFT (T 2 ) is determined by the sum of overlap capacitances in TFTs (T 0 , T 1 , T 2 , T 3 , T 4 , and T 5 ). Then, the capacitance values are substituted by the widths and lengths of relevant TFTs. In addition, the process parameters including the unit-square sheet capacitance of the channel (C ch ) and the overlap capacitance (C ovl ) are inserted in the Eq. (14) . Lastly, the minimum overlap length L ovl is dictated by the fabrication process. The relationship of capacitances shown in Eq. (14) is expressed as the channel width and length (W and L) of TFTs. The simplified Eq. (15) below serves the purpose to determine the sizes of TFTs in the 6T pixel circuit.
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correlating T 2 and T 0 with a shift of the fixed 3 : 2 ratio. Therefore, the self-compensating mechanism is achieved by raising V int with an amount equal to V T,0 in the emitting phase. As a result, the output current is not affected by the bias-induced degradation of a-Si:H TFTs. Eq. (15) also provides information on L ovl in terms of downsizing of TFTs. If a less overlap or a self-aligned process is used, the size of pixel TFTs, particularly T 2 and T 3 which are the largest TFTs in the pixel circuit, can be reduced. Indeed, a reduction in size can shrink the area occupied by the pixel circuit, thereby achieving a better fill factor.
D. IMPACT OF THE APPLIED MECHANICAL STRAIN
Previous reports [13] , [18] have shown that, under tensile strain, the TFTs have slightly higher carrier mobility and much slower bias-induced degradation. On the other hand, when the TFTs are bent under compressive strain, they have slightly lower mobility and relatively faster bias-induced degradation. Such behavior of the TFT under bending could be explained by the defect creation model where the external strain is relieving or deteriorating the weak Si-Si bonds [13] , [19] . Several reports [14] , [15] , [19] have further investigated the impact of orientation of TFTs under the applied mechanical strain. It has been found that when the bending direction is parallel to the current flow, i.e., the TFT L direction, the impact of bending is at the highest, especially to the long-term biased-induced instability. When the bending direction is perpendicular to the current flow, the impact of mechanical strain is relatively less. As such, the layout of the pixel circuit should be given special consideration such that the correlating T 2 and T 0 are required to be in the same orientation and placed in close proximity. In this way, both TFTs experience the same mechanical strain so that their relative degradation ratio of 3 : 2 will be always maintained.
III. SIMULATION OF THE 6T PIXEL CIRCUIT
A charged-based level-61 a-Si:H TFT model [12] , [14] was used to simulate the behavior of the 6T pixel circuit under different bending situations with increasing electrical instability. The circuit and its test-bench have been implemented in Cadence Virtuoso environment with parameters listed in Table 1 . The process parameters (μ eff , C ch , and C ovl ) were obtained by extracting data from I-V and C-V curves of test TFTs with known geometries. The L ovl was set to 5 μm. The W/L of T 0 was set to 100 μm/20 μm as a reference to size all other TFTs. Switches T 4 and T 5 were chosen to be 25 μm/20 μm and 25 μm/10 μm, respectively, to minimize the pixel area guided by Eq. (15) . Then, the size of T 2 was calculated to be ≈ 100 μm/100 μm. Lastly, T 3 was chosen to match the size of T 2 to restore charge needed by T 2 in the emitting phase. Note that the maximum V data needs to be less than the difference between the on-state of V 2 and the V T of T 5 (V high 2
− V T,5
). This condition was to guarantee that the V data is always fully transferred onto V int in the emitting phase. First, to investigate the effectiveness of the selfcompensating circuit on a flat substrate, V T,0 was varied from 0 V to 3 V and V T,2 from 0 V to 4.5 V to represent increasing electrical instability of the correlating TFTs. The simulation results indicated that the output current in the entire data range was able to retain more than 99% of its initial value when V T,0 = 3 V shown in Fig. 4 .
Then, to simulate the impact of mechanical strain onto the flexible substrate, a higher V T,0 value of 4 V was chosen to represent a compressive stress and a lower V T,0 value of 2 V was chosen to represent a tensile stress. The mobility of the TFTs was also slightly adjusted due to bending. When placed under tensile strain, 0.3% was added to the TFT mobility, and when under compressive strain, 0.3% was subtracted from the original value [18] , [19] . In order to maintain the desired correlation between V T,2 and V T,0 , both T 2 and T 0 were assumed to have the same orientation and placed in close proximity in the layout. Therefore, their degradation could still have the 3 : 2 relationship. The pixel circuit was able to maintain ∼ 99% of its initial current under tensile and compressive stain tests shown in Fig. 4 . Additionally, simulations with T 2 and T 0 having perpendicular orientation were conducted: the strain was applied in parallel to the L direction of T 0 and perpendicular to VOLUME 7, 2019 795 the L of T 2 . When tensile strain was applied, the pixel circuit exhibited over-compensation, showing that the output current was ∼ 112% compared to the initial value shown as the green dashed line in Fig. 4 . This was due to V T,2 : V T,0 > 3 : 2, so that T 2 was providing more charge which raised V int higher than expected. On the other hand, when compressive strain was applied, the pixel circuit demonstrated under-compensation. The output current only retained ∼ 92% of its initial value due to V T,2 : V T,0 < 3 : 2 shown in as the brown dashed line in Fig. 4 . The reason is that T 2 provided insufficient charge during the emitting phase, so that V stressed int did not reach the correct value.
IV. FABRICATION, MEASUREMENTS, AND DISCUSSIONS

A. FABRICATION OF TFT PIXEL CIRCUITS
The 6T pixel circuits were fabricated using the conventional 5-mask back-channel-etched (BCE) a-Si:H TFT process on flexible polyethylene naphthalate (PEN) substrates at the maximum process temperature of 170 • C. The cross-section schematic of the fabricated a-Si:H TFT and measured I DS vs. V GS curves are shown in Fig. 5(a) and (b) , respectively. The test TFT showed carrier mobility (μ eff ) of ∼ 1 cm 2 /Vs, sub-threshold slope (SS) ∼ 0.76V/dec, and V T ∼ 2.5 V. Details on the fabrication process can be found in [14] . 
B. CHARACTERIZATION OF TFT STABILITY UNDER BENDING
The voltage-biased bending experiments of individual TFTs with four different modes have been conducted for three hours. The TFT was placed in tensile or compressive strain as well as in parallel or perpendicular to the L direction shown in Fig. 5(c) . The output current was logged periodically and the result was compared with a flat TFT as reference.
The normalized drain-source current (I DS ) of test TFTs with the same geometry (W/L = 100 μm/20 μm) under four bending modes in saturation (V DS = 20 V and V GS = 20 V) or linear (V DS = 1 V and V GS = 20 V) voltage-bias condition is shown in Fig. 6 . The bending radius was ≈ 40 mm and the calculated strain was ε = ±0.3%. TFTs under tensile strain showed lower bias-induced degradation compared to the reference flat TFT. On the other hand, compressive strain caused TFTs to degrade more under the same voltage bias. When the bending direction was in parallel with the L of TFTs, the impact of strain on degradation was generally more than the case of TFTs with strain perpendicular to L. Moreover, in all experiments, TFTs under linear mode were observed to degrade faster than in saturation mode under the same V GS . The degradation ratio of linear to saturation modes was also confirmed to closely follow 3 : 2 [16] which is the crucial design parameter for the 6T compensation pixel circuit. 
C. MEASUREMENT RESULTS OF THE 6T PIXEL CIRCUIT
The optical micro-graph of the fabricated 6T pixel circuit is shown in Fig. 7(a) . The bending experiments were conducted by taping the substrate onto a convex (Fig. 7(b) ) or a concave (Fig. 7(c) ) metal sample holder with the same radius to obtain tensile or compressive strain, respectively. The power-supply voltage, data input, and control signals were generated according to Table 1 by an Arduino-Mega micro-controller with external digital-to-analog converters and operational amplifiers shown in Fig. 7(d) .
The pixel circuit on the same PEN substrate was driven at the maximum V data = 15 V to mimic a worst-case TFT degradation while laid flat and bent with tensile or compressive strain of 0.3% for 24 hours under 60 Hz frequency. Note that the bending direction was parallel to 796 VOLUME 7, 2019 the L of T 0 and T 2 so that the impact of mechanical strain was at its maximum [13] , [14] . The output current of the pixel circuit was logged every 10 minutes through an analog-to-digital converter on-board the Arduino-Mega micro-controller. Fig. 8(a) shows the control signals of V 1 , V 2 , and V data . The initial output current waveforms during a display cycle (60 Hz refresh rate) of the 6T pixel circuit are shown in Fig. 8(b) . All three cases with the pixel circuit being laid flat, and under tensile strain and compressive strain showed a slight variation in the initial output current values due to mobility change under bending [18] , [20] . After 24-hour bias stress, all the pixel circuits demonstrated the correct compensation behavior with less than ±1% variation (Fig. 8c) ) compared to the initial output current values with the same strain conditions in Fig. 8(b) . In contrast, the output current of a 2T uncompensated pixel circuit with the same initial current experienced more than 40% loss when placed flat (not shown here).
To investigate the effectiveness of the self-compensating charge-transfer mechanism of the 6T pixel circuit, C-V measurements were also performed on the correlating TFTs (T 2 and T 0 ). All the terminals of T 2 and T 0 were made available for probing in the pixel circuit shown in Fig. 7(a) . According to Eq. (5), the correlation ratio should be V T,2 : V T,0 = 3 : 2 [16] . In the experimental results shown in Fig. 9 (a) and (b) , when the pixel circuit was laid flat during the test, V T,2 = 3.15 V and V T,0 = 2.08 V, and the correlation value was 1.51. When under tensile strain, the measured C-V curves showed V T,2 = 1.78 V and V T,0 = 1.16 V, and the correlation value was 1.53. When under compressive strain, the C-V curves showed V T,2 = 4.17 V and V T,0 = 2.80 V, and the correlation value was 1.49. As a result, in all three long-term bias stress experiments, the 6T pixel circuit demonstrated the correct correlation between T 2 and T 0 , which provided the desired compensation behavior regardless of strain situations.
Three additional experiments with random V data were also conducted with flat, tensile strain, and compressive strain conditions on the pixel circuit to verify the compensation capability in the entire data range after bias-stress for 24 hours. Fig. 10 shows the results of the 6T pixel circuit in comparison with the 2T uncompensated pixel circuit under flat condition. Note that the proposed pixel circuit exhibited less than ±3% of variation for all the situations while the output current of the uncompensated 2T pixel circuit was reduced by ∼ 40%.
D. DISCUSSIONS
The proposed 6T pixel circuit was compared with existing compensation methods in terms of number of TFTs, control signals, and performance. The result is summarized in Table 2 . The 6T pixel circuit has the least amount of control signals and average TFT count. Its footprint is also comparable to other charge-transfer pixel circuits and much less than the ones using other compensation methods. The compensation performance under flat and bending situations is superior to the reported solutions, demonstrating the efficacy of the proposed self-compensating pixel circuit for flexible displays. To further investigate the limitation of the 6T compensation pixel circuit, higher V T,2 and V T,0 values were applied to the simulation test-bench, while keeping the correlation ratio of 3 : 2. Fig. 11 shows the simulation of normalized output current of the 6T compensated and 2T uncompensated pixel circuits with a V T,0 range from 0 V to 7 V under flat condition. The simulation assumed a maximum In addition to the consideration of the V T,0 limitation, the change of correlation ratio has impact on the design of the 6T pixel circuit. When the correlation ratio is more than 3 : 2, the size of T 2 and T 3 can be reduced because more charge from T 2 is supplied to facilitate the compensation. However, if the correlation ratio is less than 3 : 2, the size of T 2 and T 3 should be increased to reach the desired compensation based on Eq. (15) . In this case, the allowed area of the pixel circuit on the display panel dictates the size of T 2 and T 3 .
On the other hand, interests in 4K display, augment-reality (AR), and virtual-reality (VR) equipment have been recently growing, which requires faster operating speed and denser pixel displays. Despite the low carrier mobility of the aSi:H TFTs, if they can be fabricated with design rules of L ovl = 1 μm and a minimum L of 5 μm, the footprint can be reduced to ∼ 1070 μm 2 , which is less than 5% of the original size. The simulation assumed that the W/L of T 0 remains the same, while other TFTs were sized according to Eq. (15) . Moreover, the significant reduction in L ovl can allow the pixel circuit to be operated at a higher frequency. In the proposed 6T pixel circuit, the speed is determined by the RC time constant when T 1 is charging the storage capacitor T 3 . If a 1 μm overlap design rule is assumed, the simulated worst-case charging time is less than 3 μs satisfying the requirement for 200 Hz refresh rate in a 2K display panel. However, if used in a 400 Hz 4K display with more demanding requirements, a-Si:H technology would not be the ideal solution. In this case, high-mobility TFTs made by metal-oxide or LTPS technologies [21] could reduce the size of pixels and increase the operating speed, which satisfy the requirement for high-resolution displays.
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V. CONCLUSION
In conclusion, the self-compensating 6T pixel circuit with only two control signals has demonstrated excellent compensation capability on flexible PEN substrate under mechanical strain through a reliable charge-transfer process and careful consideration of the layout. Only ±3% variation from the initial output current was observed after long-term bias stress under various bending conditions. The mechanical manipulation also allows novel approaches to the design, sizing, operation, and control of the circuit, allowing a new degree of freedom that may be utilized through mechanical bending to regulate the circuit performance for flexible display applications.
